For many years GPUs have been components of HPC clusters (Titan and Piz Daint), while only in recent years has the Intel R Xeon Phi TM been included (Tianhe-2 and Stampede). For example, GPUs are in 14% of systems in the November 2015 Top500 list, while the Xeon Phi TM is in 6%. Intel R came out with Xeon Phi TM to compete with NVIDIA GPUs by offering a unified environment that supports OpenMP and MPI, and by providing competitive and easier-to-utilize processing power with less energy consumption. Maximum Xeon Phi TM execution-time performance requires that programs have high data parallelism and good scalability, and use parallel algorithms. And, improved Phi TM power performance and throughput can be achieved by reducing the number of cores employed for application execution. Accordingly, the objectives of this paper are to: (1) Demonstrate that some applications can be executed with fewer cores than are available to users with a negligible impact on execution time: For 59.3% of the 27 application instances studied, doing this results in better performance and for 37% using less than half of the available cores results in performance degradation of not more than 10% in the worst case. (2) Develop a tool that provides the user with the optimal number of cores to employ: We designed an algorithm and developed a plugin for the Periscope Tuning Framework, an automatic performance tuner, that for a given application provide the user with an estimation of this number. (3) Understand if performance metrics can be used to identify applications that can be executed with fewer cores with a negligible impact on execution time: We identified, via statistical analysis, the following three metrics that are indicative of this, at least for the application instances studied: low L1 Compute to Data Access ratio, i.e., the average number of computations that are performed per byte of data loaded/stored in the L1 cache, high use of data bandwidth, and, to a lesser extent, low vectorization intensity.
gerndt@in.tum.de ABSTRACT For many years GPUs have been components of HPC clusters (Titan and Piz Daint), while only in recent years has the Intel R Xeon Phi TM been included (Tianhe-2 and Stampede). For example, GPUs are in 14% of systems in the November 2015 Top500 list, while the Xeon Phi TM is in 6%. Intel R came out with Xeon Phi TM to compete with NVIDIA GPUs by offering a unified environment that supports OpenMP and MPI, and by providing competitive and easier-to-utilize processing power with less energy consumption. Maximum Xeon Phi TM execution-time performance requires that programs have high data parallelism and good scalability, and use parallel algorithms. And, improved Phi TM power performance and throughput can be achieved by reducing the number of cores employed for application execution. Accordingly, the objectives of this paper are to: (1) Demonstrate that some applications can be executed with fewer cores than are available to users with a negligible impact on execution time: For 59.3% of the 27 application instances studied, doing this results in better performance and for 37% using less than half of the available cores results in performance degradation of not more than 10% in the worst case. (2) Develop a tool that provides the user with the optimal number of cores to employ: We designed an algorithm and developed a plugin for the Periscope Tuning Framework, an automatic performance tuner, that for a given application provide the user with an estimation of this number. (3) Understand if performance metrics can be used to identify applications that can be executed with fewer cores with a negligible impact on execution time: We identified, via statistical analysis, the following three metrics that are indicative of this, at least for the application instances studied: low L1 Compute to Data Access ratio, i.e., the average number of computations that are performed per byte of data loaded/stored in the L1 cache, high use of data bandwidth, and, to a lesser extent, low vectorization intensity.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.
INTRODUCTION
High Performance Computing (HPC) is vital to solving the ever-increasing number of highly complex problems that span a wide variety of areas in science and engineering [9] . Large HPC clusters cost millions of dollars to run and consume incredible amounts of energy. Thus, a current trend in HPC is to combine high-frequency multi-core processors with different types of (many-core) accelerators to improve computational power and energy efficiency [11] .
Accordingly, some of today's HPC systems include nodes with processors that have multi-and many-core architectures, such as GPUs and the Intel R Xeon Phi TM , which is an accelerator based on the Intel R Many Integrated Core (MIC) architecture. The current Xeon Phi TM has up to 61 cores and is designed to be power efficient, provide high throughput, and perform best for highly parallel, computation-dense applications. Optimal performance on the Xeon Phi TM can be obtained by adhering to Intel's R five cornerstones of Phi TM performance: (1) high parallelism, (2) high vectorization, (3) low use of memory bandwidth, (4) good TLB usage, and (5) good data locality [24] . Unlike GPUs, the Phi TM can be used as a standalone platform, which is known as native mode, or, like GPUs, can be coupled as an accelerator with a high-frequency host processor.
The power efficiency of the Xeon Phi TM can be improved by executing an application on fewer cores than are made available to users. In fact, decreasing the number of Phi TM cores used in a computation is beneficial for several reasons. First, since multiple applications can run concurrently on a Phi TM (as long as there are a sufficient number of available cores and ample memory), using fewer cores than are available allows multiple applications/tasks to execute in parallel and, thus, can increase throughput. However, over-subscription of cores can cause resource contention and pipeline latency to rise and, thus, can increase execution time and possibly energy consumption. Second, high memory bandwidth applications executed with large numbers of threads on too many cores can increase memory contention and possibly saturate the memory bandwidth, which also can increase execution times and energy consumption [18] . Decreasing the number of cores utilized by such applications can ameliorate this situation. And, finally, as shown in [27] , when cores are left idle, the average power consumption (Joules/second) decreases significantly. However, not using all of the available cores to execute a low memory bandwidth application can increase its execution time, which can result in higher energy consumption (Joules).
With these points in mind, the first objective of our research is to demonstrate that when representative OpenMPbased parallel applications are executed on the Xeon Phi TM in native mode with fewer cores than are made available to users, either execution time decreases or there is a negligible negative impact on execution time. As discussed in Sections 3 and 4, this demonstration is provided by an experimental study that was driven by a matrix-multiply kernel (a common component of many applications) and ten representative Rodinia benchmarks [5] that solve problems from the HPC dwarves [3] , such as N-body simulation, dense linear algebra, graph traversal, dynamic programming, and structured and unstructured grids. This study: (1) quantifies, for 27 application instances, how execution time changes with the number of employed Phi TM cores and threads per core (configuration) and (2) demonstrates that for 59.3% of the application instances executing with fewer cores than are available results in better performance and for 37% using less than half results in performance degradation of not more than 10% in the worst case. Note that for each application instance studied, 180 runs are required to quantify how execution time changes with the employed configuration and to identify the configuration (and optimal core count) that results in the shortest average execution time. This "exhaustive-search" process can take days or even weeks to complete for very large problem sizes.
Our Periscope [10] Minimum Core Identification on Phi (MCIP) plugin, which uses our performance-bounded binarysearch algorithm, addresses our second objective, i.e., to design and implement a prototype tool that provides users with the optimal number of cores to employ when executing an application on an Intel R Xeon Phi TM . Although our performance-bounded binary-search algorithm works as expected, the MCIP plugin provides some erroneous results. The good news is that for the workloads studied: (1) the plugin provides output in 3.65% of the time required by the above-mentioned exhaustive-search process, and (2) for 67% of the application instances studied, its output, i.e., the number of Phi TM cores to employ, is within 10% of the optimal core count. However, the bad news is that for the other 33% of the application instances the recommended number of cores is between 60% (for Breadth-First Search) and 250% (for LU Decomposition) above the optimal core count. As discussed in Section 5, these errors are likely due to the differences in the methods used by the plugin and the experimental study to report application execution times.
Finally, our third objective is to identify, via statistical analysis, performance metrics that are indicative of an application's propensity to execute on fewer cores with a negligible impact on execution time. As discussed in Section 6, we attempt to do this by iteratively employing unsupervised k-means clustering of hardware event counts that were collected for 27 application instances via Intel R VTune
TM
Amplifier. The results suggest that, for the application instances studied, these metrics are: a low L1 Compute to Data Access ratio, i.e., the average number of computations that are performed per byte of data loaded/stored in the L1 data cache, high use of data bandwidth, and, to a lesser degree, low vectorization intensity. The next section presents an overview of related work. Then, Section 3 describes our experimental platform, focusing, in particular, on the Intel R Xeon Phi TM . As described above, Sections 4, 5, and 6 present the executiontime behavior of the 27 studied application instances when executed with different numbers of Phi TM cores and threads per core, describe the Periscope MCIP plugin and discuss its efficacy, and briefly explain our statistical analysis of hardware event counts, which identifies indicators of an application's propensity to execute on fewer cores with acceptable execution-time performance. Finally, we present our conclusions and outline future work.
RELATED WORK
The recent introduction of the Intel R Xeon Phi TM , which is based on one of the latest accelerator technologies, has motivated several related publications that focus primarily on its use in HPC clusters, e.g., on application porting, optimization, performance evaluation, and energy consumption. For example, in terms of performance of the Xeon Phi TM , Misra, et al. [21] compare the performance of a standard Intel R Xeon CPU to that of a Xeon Phi TM using two applications from the Rodinia benchmark suite, LU and HotSpot. Their results show that the Xeon CPU significantly outperforms the Phi TM (with the best configuration), which took almost 8X more time to execute LU and 2X more to execute HotSpot. And in [8] , Gallardo, et al. present a comparison of the performance of the LULESH 1.0 proxy application executed on a Phi TM , NVIDIA Fermi and Kepler GPUs, and an Intel dual Xeon E5-2680 (Sandy Bridge) multi-core processor. This comparison, which is in terms of achieved instructions per cycle, vectorization usage, memory behavior, and energy consumption, shows that although the distribution of execution time among the four main computational phases of LULESH 1.0 is similar across these computing platforms, the application runs 7X faster on the Kepler [8] . Also, several performance-related benchmarks have been ported to the Phi TM including the STREAM benchmark, which is used to measure memory bandwidth [7] , and the EPCC micro-benchmarks, which are used to measure the overhead of OpenMP constructs [7, 26] .
Two publications that focus on the energy consumption of the Xeon Phi TM , [18] and [27] , present different approaches to its measurement. The energy model of Shao and Brooks, which is generated at the instruction level, is used in [27] to measure energy consumption while varying the number of cores, threads per core, and instruction types. In contrast, in [18] , Li, et al. present application-level measurements and vary only the thread count, focusing more on the possible causes of energy and computation performance degradation on the Phi TM : oversubscription of cores, its small L1 and L2 caches, memory contention, and its lack of an L3 cache [18] .
In contrast, the main focus of our work is the reduction of the number of cores employed by OpenMP-based applications executed on the Intel R Xeon Phi TM . Regarding thread-count minimization, there are no publications specific to the Phi TM , but Cochran, et al. [6] present a general online approach that optimizes energy/performance functions by changing the number of OpenMP threads and using DVFS to modify processor frequency. Other publications regarding thread-count optimization focus on heterogeneous systems [20, 23] or scheduling mechanisms [22] .
In addition, since we use OpenMP-based applications to drive our experiments, we mention two other publications that are relevant to our research: (1) Mathur, et al. [19] present a summary of common factors that affect OpenMP performance, and (2) Ryoo, et al. [25] present an analysis of matrix multiplication (one of the OpenMP-based applications used in our study) and the optimal configuration for a GPU; metrics derived from static code are used to estimate the first-order factors of performance, which in turn define a specific search space for the execution time that lies on a Pareto-optimal curve [25] .
EXPERIMENTAL SETUP
The applications selected to drive our experiments and the test bed used to conduct them are described next. The test bed is a standalone computer system located at the University of Texas at El Paso. It contains: (1) 
Applications
The applications used in this study include an OpenMP implementation of the General Matrix-Matrix Multiplication with double-precision (DGEMM) and ten OpenMP benchmarks from the Rodinia Benchmark Suite: Back Propagation (Backprop), Breadth-First Search (BFS), CFD Solver, HotSpot, K-means, LavaMD, LU decomposition (LUD), Needleman-Wunsch, Pathfinder, and Streamcluster [1]. Table 1 presents the 27 workloads used for the 11 selected applications. Each of the 11 applications were instrumented to report the execution time of its parallel section of code.
The Rodinia benchmarks are available in different versions, which use various parallel programming languages or libraries, such as OpenMP, CUDA, and OpenCL. Although they were developed to evaluate heterogeneous multi-core systems, they are suitable for evaluating many-core homogeneous systems such as the Intel R Xeon Phi TM when used in native mode. Since the Rodinia benchmarks have been used to evaluate GPU-based platforms, there is a significant amount of data available to compare performance across platforms [21] .
Intel
R Xeon Phi
TM
The Phi TM is comprised of a maximum of 61 dual-issue inorder cores that are connected through a high-performance on-die bidirectional interconnect. Each core supports the fetch-and-decode of instructions from four different hardware threads, which are accessed in a round-robin fashion. Applications that are highly tuned can reach maximum per- formance using only two threads, but usually three or four threads per core are required [16] . Each core has local L1 instruction and data caches, each of which has a capacity of 32KB, and a local 512KB unified L2 cache. The Phi TM also includes a data Translation Lookaside Buffer (DTLB) and a 512-bit wide Vector Processor Unit (VPU) [15, 14] . Additionally, it has eight GDDR5 memory controllers with two channels each, offering a total of 16 channels with a transfer speed of 5.5 GT/s (gigatransfers per second), which together can deliver a theoretical bandwidth of 352 GB/s (gigabytes per second). Because of its large number of cores, it is only recommended for highly-parallel applications with a high computation-to-memory-access ratio. The Phi TM uses a PCI Express* 2.0 bus as the system interface to the host CPU. Power and thermal management are also available, including power capping support [15] .
Intel
The Intel R Xeon Phi TM supports three different execution modes, which can be used to execute serial or parallel applications. The applications can be executed on the host, the accelerator, or a combination of both. The most common libraries used for parallelization are OpenMP, MPI, and a hybrid of these two.
Because it has an embedded Linux operating system, the Phi TM can be used as a standalone machine in native mode (which was used for all of the experiments described in this paper). However, it is worth doing an analysis of the characteristics of the code to determine if native mode is a suitable option [2] . In general, an application will execute well on the Phi TM if it: (1) has high data parallelism, (2) has good scalability, and (3) employs parallel algorithms [17] . For native mode, it is particularly important that the memory size be sufficient for the application's requirements. In addition, the serial portion of the code should be small and I/O instructions should be minimized. If the programmer can identify hotspots in the code that do not require a significant amount of data transfers, the offloading of these kernels should be considered.
In offload mode, specific computationally-intensive sections of a program are executed on the Phi TM . This requires moving data between the host processor and the Phi TM . Two different offload modes are available: automatic offload and compiler-assisted offload. The former is performed by special libraries such as the Intel R MKL (Math Kernel Library), while the latter requires the developer to add special pragma directives to the code, which indicate the sections to be offloaded and the data to be moved [28] . However, data transfers are expensive and, thus, should be avoided [17] .
Because an Intel R Xeon Phi TM has many cores and four hardware threads per core, there are many possible ways to map virtual OpenMP threads to the available physical cores and threads. The MIC architecture allows the user to define: the number of cores and the number of threads per core to be employed, thread affinity, and thread placement. Changes to these options can have a noticeable effect on an application's execution-time performance [13] .
EXECUTION-TIME BEHAVIOR
As mentioned earlier, the first objective of our research is to demonstrate that representative OpenMP-based parallel applications executed on the Phi TM in native mode achieve optimal or close to optimal execution time when executed on fewer cores than are made available to users. This is demonstrated by the results of our first set of experiments, which employ the experimental platform and plan described in Sections 3 and 4.1, respectively. As described next, these results, which are presented in Section 4.2, also are used in Sections 5 and 6.
Experimental Plan
This first set of experiments was designed to: (1) identify the optimal Phi TM configuration for each workload, i.e., the one that results in the shortest execution time; (2) establish baselines for quantifying the accuracy of the Periscope MCIP plugin, which employs a new search algorithm that is based on the binary-search algorithm; and (3) determine for each workload, the Phi TM configurations to use when collecting performance data to be analyzed to identify performance metrics that indicate a workload's propensity to execute on fewer cores with a negligible increase in execution time. These experiments measure the execution times of the studied workloads (described in Table 1 ) when executed on 180 different configurations of the Intel R Xeon Phi TM in our experimental test bed. The set of configurations studied varies the number of cores from 1 to 60, which is the maximum number of cores available for this model of the Phi TM , and the number of threads per core from 2 to 4. One thread per core was not used since a general recommendation is to use more than one in order to reduce the inherent data access latency [13] .
To measure and report workload execution times, each application was manually instrumented by adding Intel's R MKL function dsecnd() at the beginning and end of the code region of interest, i.e., the program's computational phase [12] . The affinity setting for the experiments was set to COMPACT, with the granularity set to fine. These settings were used because if KMP_PLACE_THREADS is specified, the COMPACT and BALANCED affinity settings are equivalent; and the selection of fine granularity assures that the threads are only assigned to one context. Each workload was executed on each configuration 10 times to obtain the minimum, maximum, and average execution times. From these results, the optimal configurations for each workload were identified, i.e., the ones with the shortest execution time, as well as the configurations that provide execution times within 10% and 15% of the shortest execution time. These percentages were chosen because the measured execution times of each application have high variation on the Xeon Phi TM . In [4] , we report, for each workload/configuration pair, the mean percentage variation of the 10 measured execution times as well as the steps taken to address this problem. In particular, Matrix Multiply has an execution-time variance of 10%, while other applications that do not use random variables have similar executiontime variances.
Experimental Results
Our analysis of the collected execution times shows that for more than 80% of the 27 workloads studied the optimal performance is obtained with four threads per core. Thus, due to space limitations, in this paper we present and analyze only the results for the experiments run with four threads per core. Accordingly, Table 2 presents the optimal number of Phi TM cores to employ for the execution of the 27 workloads using four threads per core. In this table, frequency denotes the number of workloads for which the specified number of cores is optimal. The percentage of workloads that can reap execution-time performance benefits from using fewer cores than are available to users is 59.3%. This result indicates the importance of appropriate selection of the number of cores to employ to execute an application. Tables 3 and 4 present the number of cores required by the 27 workloads to attain an execution time within 10% and 15%, respectively, of that of the optimal core count. It is interesting to note that for 37% of the workloads it is possible to use less than half of the available cores and still attain an execution time that is within 10% of that of the optimal core count. In terms of the results presented in the next section, keep in mind that the total time required to run all of the experiments discussed in this section is approximately 144 hours, which is equivalent to six days! To verify the effect of using different affinity settings, we repeated this first set of experiments using the SCATTER and BALANCED affinity settings. While the execution-time perfor- mance of 59.3% of the 27 workloads improved using fewer cores than are available to users, the results of these additional experiments show that this is true for 60.9% (using SCATTER affinity) and 52.2% (using BALANCED affinity) of 23 of the workloads, respectively. When setting the affinity to BALANCED (SCATTER), the average of the absolute values of the differences between the optimal core count for each workload and that identified with COMPACT affinity employed is 2.6 (3.2). The average of the raw differences is -0.2 (2.3).
PERISCOPE MCIP PLUGIN
The objective of the Periscope [10] Minimum Core Identification on Phi (MCIP) plugin is to automatically identify the best number of Phi TM cores (or threads) to employ for the execution of a user-specified region of an application (not the entire application). Although the MCIP plugin targets the Intel R Xeon Phi TM , with small modifications it can be used for other many-core architectures.
Each Periscope plugin is associated with a tuning objective, as well as tuning parameters and tuning actions. The tuning objective defines the execution parameter to be measured and optimized. The tuning parameters are the modifiable variables that directly affect the tuning objective, while the tuning actions are the modifications made by the plugin to the tuning parameters. The tuning objective of the MCIP plugin is to minimize the execution time property. The plugin has only one tuning parameter, i.e., the number of OpenMP threads employed, and its tuning action is defined as a modification of the value of the tuning parameter. The number of OpenMP threads was selected as the tuning parameter because this is the only parameter that can be modified during runtime. Thus, the MCIP plugin uses the affinity settings set before runtime.
The MCIP plugin can explore the search space using two different approaches: exhaustive search and performancebounded binary search. Using the exhaustive-search methodology, the MCIP plugin measures the execution times of all possible tuning parameter values. Thus, the user must specify the number of threads per core and the upper and lower bounds of the tuning parameter, in this case, the number of threads. For example, assuming that 60 cores are available, the user must set: (1) threads per core to 2 and run the workload with 1 to 120 threads; (2) then set threads per core to 3 and run the workload with 1 to 180 threads; and (3) then set threads per core to 4 and run the workload with 1 to 240 threads.
Our performance-bounded binary-search algorithm is similar to the traditional binary-search algorithm, but in this case it takes into account: (1) the possibility that using fewer cores may significantly increase a program's execution time, and (2) the fact that we can accept a small decrease in the program's execution-time performance in order to reduce the number of cores employed. The algorithm is described next:
• Define PERF_BOUND, the percentage by which the program's execution time is allowed to increase from the best measured execution time. Any configuration with an execution time below this performance boundary is considered acceptable.
• Bound the search space by the minimum (MIN_THREADS) and maximum (MAX_THREADS) number of threads to be evaluated. Define the value at the middle of this range to be MID_THREADS.
• Measure and compare the program's execution times using MAX_THREADS and MID_THREADS.
• If the execution time attained using MID_THREADS is greater than that attained using MAX_THREADS by a percentage higher than PERF_BOUND, create a new search space for which the new MIN_THREADS value is MID_-THREADS; MAX_THREADS remains the same.
• Else, create a new search space that is between MIN_-THREADS and MID_THREADS.
• Continue this process until the search space is reduced to one element, which is transformed from number of threads to number of cores and then is returned as the number of cores to use for this particular performance boundary.
Experimental Plan
Our second set of experiments is designed to: (1) evaluate the accuracy of the MCIP plugin when it uses the performance-bounded binary-search algorithm, which aims to reduce the number of configurations evaluated to identify the optimal configuration with which to execute a workload and (2) automate the process of instrumentation and execution of the experiments via the Periscope Tuning Framework.
Two different applications, Euler3D and LavaMD, are not included in the evaluation of the MCIP plugin because it was not possible to instrument them using Periscope. Thus, the plugin is evaluated using 18 of the 27 workloads, COMPACT affinity with fine granularity, and three different performanceboundaries, i.e., 0%, 10%, and 15%. In terms of the Periscope MCIP plugin, a 0% performance boundary means that only the number of OpenMP threads with the minimum execution time is returned.
Each of these experiments utilizes a configuration with four threads per core. This parameter was chosen because for 80% of the experiments discussed in Section 4 optimal execution-time performance is achieved using four threads per core. The accuracy of the MCIP plugin is evaluated by computing the percentage difference between the number of cores recommended by the plugin and the optimal number of cores identified by our first set of "exhaustive" experiments.
Experimental Results
For the workloads studied, the MCIP plugin using the performance-bounded binary-search algorithm provides the recommended number of cores in 3.65% of the time required by the plugin when it uses the exhaustive-search methodology. The number of execution-time measurements per workload is reduced from 180, using the exhaustive-search methodology, to at most 9. For 67% of the 18 workloads studied the number of cores recommended by the MCIP plugin (using the performance-bounded binary-search algorithm) are within 10% of the optimal core count. However, for the other 33%, the error w.r.t. the optimal core count is not acceptable, i.e., it is from 60% (for BFS) to 250% (for LUD).
We believe that these errors may be due to the different ways that execution time is measured in our first set of experiments (described in Section 4), which use Intel R MKL's dsecnd() function, and in the Periscope MCIP plugin experiments, which use OpenMP's omp_get_wtime(). This claim is supported by our testing of the performancebounded binary-search algorithm outside of the Periscope Tuning Framework. These tests, driven by measurements provided by the first set of experiments, provide significantly better results, i.e., errors ranging from 0% (for BFS) to 55% (for Backprop), with an insignificant increase in execution time of 2.82% in the worst case.
PERFORMANCE ANALYSIS
Our third objective is to identify performance metrics that indicate an application's propensity to execute on fewer Phi TM cores with a negligible impact on execution time. This was accomplished by: (1) computing selected performance metrics for each of the 27 workloads described in Section 3.1 executed on a subset of the Phi TM configurations used in our first set of experiments, and (2) analyzing the behavior of each of these metrics across all of the executions of the selected workload/configuration pairs.
The selected performance metrics are a subset of those presented in [14] , which are aimed at optimization and performance tuning of applications executed on the Intel Xeon Phi TM . (We actually used all of the metrics presented in [14] but determined that three of them, L1 TLB misses per L2 TLB miss, Estimated Latency Impact, and L2 Compute to Data Access Ratio were not relevant.) To compute these metrics, we conducted a third set of experiments to collect the required hardware event counts for each of the executions of the selected workload/configuration pairs using Intel R VTune TM Amplifier XE. Although the open-source PAPI library also can be used for this type of profiling, we selected VTune TM because it can access all of the required Phi TM hardware event counts, while PAPI cannot. Also, as a vendor-specific solution, VTune TM is expected to provide more accurate results. Note that the affinity setting used for these experiments is COM-PACT with fine granularity and the number of threads per core is set to four. The thread distribution is defined via the KMP_PLACE_THREADS environment variable.
Experimental Plan
The performance metrics used in our analysis are: average cycles per instruction (CPI), L1 Compute to Data Access ratio (average number of computations per byte loaded/stored in L1 cache), L1 Cache Hit Rate, L1 TLB Miss Rate, Vectorization Intensity, Read/Write Bandwidth (bytes/clock), and Bandwidth (GB/sec). Consequently, the hardware event counts collected are: CPU_CLK_UNHALTED, INSTRUCTIONS_EXE-CUTED, VPU_ELEMENTS_ACTIVE, DATA_READ_MISS_OR_WRITE_-MISS, L1_DATA_HIT_INFLIGHT_PF1, DATA_READ_OR_WRITE, L2-_DATA_READ/WRITE_MISS_CACHE_FILL, L2_DATA_READ/WRITE-_MISS_MEM_FILL, DATA_PAGE_WALK, L2_VICTIM_REQ_WITH_DA-TA, SNP_HITM_L2, LONG_DATA_PAGE_WALK, VPU_INSTRUCTIONS-_EXECUTED and HWP_L2MISS.
Since the profiling of a workload with VTune TM can take a significant amount of time, i.e., much longer than the execution of the workload, itself (in this study up to five times longer) and can collect a very large amount of data (for some of the workloads studied, 2GB to 3GB per experiment), we carefully selected, for each of the 27 workloads, the Phi TM configurations to study. This down-selection was done by: (1) plotting the execution times attained via our first set of experiments (for 1 to 60 cores with 2 to 4 threads per core) against the number of cores employed, and then (2) selecting the configurations that best describe the execution-time behavior of each workload as the number of cores increases. This resulted in from 7 to 11 configurations per workload, and the collection of the aforementioned hardware event counts for each workload executed on its selected configurations.
Using these hardware event counts, the above-mentioned performance metrics were computed for each workload/configuration pair under study. Next, the metrics associated with each workload were averaged across all of the configurations (from 7 to 11) under study. Finally, to compare the values of the different performance metrics across the 27 workloads, the average value of each metric (across the 27 workloads) was computed and standardized using the mean and standard deviation.
Given these data, the next step is to identify the performance metrics that indicate an application's propensity to execute on fewer cores with a negligible impact on execution time. For this we used the k-means clustering algorithm implemented in MATLAB using kmeans++ initialization. The distance measures used for these experiments were: Manhattan distance (L1 norm), squared Euclidean distance (L2 norm), cosine distance, and correlation distance. To obtain the performance metrics that resulted in the best clustering, i.e., discern which workloads can execute on fewer cores with a negligible impact on execution time, we used a greedy algorithm: Initially all features, i.e., performance metrics, are included in the model and the Rand index and average Silhouette coefficient evaluation measures are computed. Afterwards, one feature is removed from the model at a time. If the removal of a feature causes the Rand index to decrease, this feature is reinserted into the model. This process is repeated iteratively until the removal of any feature decreases the Rand index. The remaining set of features are considered to be the most relevant performance metrics. Finally, we performed a more in-depth analysis of the obtained set of performance metrics. Next we present the results of this analysis, focusing on the main trends as well as the probable causes for the observed outliers.
Experimental Results
The best Rand index value obtained in our experimentation, i.e., 0.8575, was computed using cosine distance; in this case, only two samples were clustered incorrectly. The performance metrics that provided this value were: L1 Compute to Data Access ratio, Read Bandwidth (bytes/clock), and Bandwidth (GB/sec). For this case, the average Silhouette coefficient obtained was 0.3199, which indicates an acceptable clustering.
Even so, it is important to mention that a classification algorithm should be used after clustering and removal of outliers. However, this was not possible in our case because of the small number of samples, i.e., 27 workloads, which was constrained by the time and storage space requirements of hardware event count collection via Intel R VTune TM . For example, each experiment associated with one of our workloads ran for two days and consumed almost 2GB of memory; and, there are from 7 to 11 experiments per workload. Consequently, we did not employ a classification algorithm in this study but, nonetheless, analyzed the available data for the three performance metrics with the best Rand index. The results of this analysis indicate the following:
• For 52% of the workloads (14 of 27) the trend is very clear: a low L1 Compute to Data Access ratio (< 0.4 standardized) and high Read Bandwidth and Bandwidth values (> 0.4 standardized) may indicate that using fewer cores will realize improved execution-time performance. On the other hand, a high L1 Compute to Data Access ratio (> 0.0 standardized) and low Read Bandwidth and Bandwidth values (< 0.0 standardized) may indicate that using most of the available cores will decrease execution time.
• For 11% of the workloads (3 of 27), it appears that a very low L1 Compute to Data Access ratio (< -1.3 standardized) may indicate that using fewer cores will improve execution-time performance, even if the Read Bandwidth and Bandwidth are close to zero (between -0.5 and 0.4). Similarly, for 7% of the workloads (2 of 27), even when the L1 Compute to Data Access ratio is relatively high (1.2 standardized), high Read/Write Bandwidth and Bandwidth values (> 0.9 standardized) indicate that using fewer cores will result in optimal execution-time performance.
• An interesting case is Matrix Multiply using a 4096 x 4096 matrix, which is one of the samples that was clustered incorrectly. In this case, the behavior is very similar to the previous one, however, here the optimal number of cores to use to execute the workload is "all of the cores". But, after further analysis, it seems that, unlike the previous case, this workload has one of the highest vectorization intensities, which could explain the benefit of using more cores.
• In 7% of the workloads (2 of 27), even though the L1 Compute to Data Access ratio is lower than the average (-0.34 standardized), the low values for Read Bandwidth and Bandwidth (< -0.95 standardized) indicate that using all of the available cores will improve execution-time performance.
• Similarly, for 11% of the workloads (3 of 27), high values of the L1 Compute to Data Access ratio (> 0.5 standardized) combined with average values of Read Bandwidth and Bandwidth (0.0 standardized) indicate that using more cores will result in better performance.
• Finally, LU Decomposition (LUD) appears to be an outlier in the sense that this is the only application that we studied for which a smaller problem size (512 x 512) performs best with fewer (17) cores than does a larger one (2,048 x 2,048), which performs best using all available cores. Although this, in and of itself, is not indicative of a performance issue, after further analysis of the performance data, we found this version of LUD to be far from optimal, i.e., of all the applications studied, both related workloads have the lowest values of Vectorization Intensity (-1.24 and -1.77 standardized) and the highest values of Cycles per Instruction (1.8 and 4.3 standardized).
CONCLUSIONS AND FUTURE WORK
In this paper we demonstrated that executing representative OpenMP-based application workloads on the Intel R Xeon Phi TM with fewer cores than are available to users either improves execution-time performance or has a negligible impact on execution time. As mentioned, this also can result in improved power efficiency or throughput. We also presented the Periscope MCIP plugin, which automatically provides, in a minimal amount of time, an estimation of the optimal number of cores to employ for the execution of a given application on the Phi TM . Finally, we identified, via statistical analysis, that a low L1 Compute to Data Access ratio, high use of data bandwidth, and, to a lesser extent, low vectorization intensity indicate that using fewer cores may improve an application's performance.
Future work could further enhance the Intel R Xeon Phi TM Periscope MCIP plugin, e.g., affinity and thread distribution could be included as tuning parameters. In addition, a machine-learning search algorithm could be implemented using previous predictions and input vectors to predict the optimal number of Phi TM cores to use for an application's execution. Clearly, the variations in Phi TM execution times should be addressed and a similar study should be conducted for the next release of the Phi TM , i.e., Knights Landing.
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